Background {#Sec1}
==========

Recently, resistive random access memory (RRAM) is one of the most potential candidates for future nanoscale non-volatile memory application \[[@CR1]--[@CR4]\]. Under external bias, the resistive switching phenomena have been observed in various types of materials including HfO~x~ \[[@CR5]--[@CR10]\], TaO~x~ \[[@CR11]--[@CR16]\], AlO~x~ \[[@CR17]--[@CR20]\], and so on. Besides binary oxides, some rare-earth materials such as yttrium-oxide (Yb~2~O~3~) \[[@CR21]\] and gadolinium-oxide (Gd~2~O~3~) \[[@CR22]--[@CR27]\] also attract to the researchers for high-performance RRAM application. However, the Gd~2~O~3~ is one of the promising materials because of its higher energy bandgap 5.4 eV \[[@CR28]\], higher dielectric constant 14 to 20 \[[@CR28], [@CR29]\], and good chemical and thermal stability \[[@CR24]\]. Most importantly, this can form Gd:Gd~2~O~3~ film \[[@CR22]\] as well as polycrystalline \[[@CR22]\], which will help to have controllable oxygen vacancy filament formation/rupture under external bias. Although, the Gd~2~O~3~ material is useful, however, RRAM properties have been reported infrequently. Aratani et al. \[[@CR23]\] have reported the conductive bridging RRAM using Cu or a Ag/CuTe/Gd~2~O~3~/W structure with an operating current of 100 μA. Cao et al. \[[@CR24]\] have reported unipolar resistive switching using a Pt/Gd~2~O~3~/Pt structure at high RESET current of approximately 35 mA. Zhou et al. \[[@CR25]\] have reported bipolar resistive switching phenomena using a Pt/GdO~x~/TaN~x~ structure at high current compliance (CC) of 1 mA, and high forming voltage is required to switch the device initially. Wang et al. \[[@CR26]\] have also reported resistive switching using a Pt-Al/Gd~2~O~3~/W structure at a high CC of 1 mA. Yoon et al. \[[@CR27]\] have reported Cu doped MoO~x~/GdO~x~ bilayer resistive switching characteristics with a CC of 300 μA. In our previous study \[[@CR22]\], we have reported self-compliance resistive switching phenomena using IrO~x~/GdO~x~/W cross-point structure at a CC of \>300 μA. The resistive switching phenomena using a IrO~x~/GdO~x~/W via-hole structure at a high CC of \>1 mA have also been reported \[[@CR30]\]. Generally, resistive switching characteristics of other RRAMs using binary oxides show high current operation \[[@CR6], [@CR13], [@CR18]\], and it is reported rare at low current operation \[[@CR7], [@CR8], [@CR14]\]. Further, many electrodes such as TiN, Pt, Ir, IrO~2~, W, Cu, and so on have been also used and known to have high-performance RRAMs; however, the chromium (Cr) in a Cr/Gd~2~O~3~/TiN structure has not been reported yet. The work function of Cr is 4.5 eV \[[@CR31]\], which is larger than Al of 4.28 eV \[[@CR31]\]. Gibbs free energies of Cr~2~O~3~ and Gd~2~O~3~ are reported -694.88 \[[@CR32], [@CR33]\] and -1,730 \[[@CR34]\] kJ/mole respectively at 300 K. Therefore, the Cr will not be oxidized easily with respect to Gd~2~O~3~ switching material. This is benefited of Cr in the Cr/Gd~2~O~3~/TiN structure.

In this study, repeatable bipolar resistive switching characteristics of the Cr/GdO~x~/TiN RRAM devices at a CC of 300 μA and low operating voltage of ±4 V have been investigated for the first time. Polycrystalline GdO~x~ film and a via-hole size of 0.4 μm are observed by both the transmission electron microscope (TEM) and energy-dispersive X-ray spectroscopy (EDS) analysis. The resistive switching phenomena with variation of device sizes ranging from 0.4 × 0.4 to 8 × 8 μm^2^ have been discussed. More than 50 randomly picked devices are measured. Large size devices (8 μm) show superior resistive switching characteristics as compared to those of the small size devices (0.4 μm) at a CC of 300 μA. Memory device shows good 100 switching cycles, device-to-device uniformity, program/erase (P/E) endurance of \>100 cycles, and long read endurance of \>10^5^ cycles. Memory device also shows excellent data retention of more than 3 × 10^4^ s with a large resistance ratio of \>70.

Methods {#Sec2}
=======

The Cr/GdO~x~/TiN RRAM devices were fabricated as follows. First, the SiO~2~ layer with a thickness of 200 nm was deposited on an 8-in Si substrate. Then, TiN as a bottom electrode (BE) was deposited on an SiO~2~/Si substrate. The thickness of TiN BE was approximately 200 nm. In next step, an SiO~2~ layer with a thickness of 150 nm was deposited on TiN BE. Then, the via-holes with different sizes ranging from 0.4 × 0.4 to 8 × 8 μm^2^ and BE contacts were designed and etched. Photo-resist was coated and patterned for switching material and the top electrode (TE) contacts. Therefore, another lithography step was used to pattern the devices for lift-off. After that, a small piece of approximately 1 × 1 in^2^ was cut from the 8-in patterned wafer and deposited consecutive switching material and the top electrode. The Gd~2~O~3~ as a resistive switching material was deposited by an electron-beam evaporation method. Pure Gd~2~O~3~ shots were used during evaporation. The deposition rate of Gd~2~O~3~ was 0.2 Å/s, and the power was 400 W. After deposition, the Gd~2~O~3~ material was a Gd-rich Gd~2~O~3~ film which was confirmed by X-ray photo-electron spectroscopy (XPS) analysis \[[@CR22]\]. Broad scan of XP spectra is shown in Figure [1](#Fig1){ref-type="fig"}a. The Gd (3d, 4 s, 4p, and 4d), O1s, and C1s peaks are also observed. XPS spectra of Gd 3d~5/2~ and Gd~2~O~3~ 3d~5/2~ peaks were located at 1186.73 eV and 1,189 eV, respectively, which confirmed a Gd-rich Gd~2~O~3~ film, i.e., GdO~x~ (Figure [1](#Fig1){ref-type="fig"}b). The area ratio in between Gd and Gd~2~O~3~ is 1:0.89. This suggests that the as-deposited Gd~2~O~3~ film is a Gd-rich GdO~x~ film. Then, the Cr TE was deposited by rf sputtering process. Argon (Ar) gas flow rate was 10 sccm during deposition. The deposition power and chamber pressure were 100 W and 6 mTorr, respectively. Finally, a lift-off process was performed to get the final RRAM device. The thickness of the GdO~x~ film was 17 nm. For comparison, the thickness of the GdO~x~ film was also 9 nm. Microstructure of a Gd~2~O~3~ film in the RRAM devices was carried out by using TEM-JEOL 2100 F system (JEOL Ltd., Akishima-shi, Japan) with energy of 200 keV and resolution of 0.2 nm. Memory characteristics were performed by using HP 4156C precision parameter analyzer system (Agilent Technologies, Inc., Santa Clara, CA, USA). During electrical measurement of the memory devices, the BE was grounded and the sweeping bias was applied on the TE. All measurements were characterized inside the black box on an 8-in chuck.Figure 1**XPS characteristics. (a)** Broad and **(b)** narrow scan spectra. The Gd-rich GdO~x~ film is confirmed. The thickness of the GdO~x~ film was 17 nm.

Results and discussion {#Sec3}
======================

Figure [2](#Fig2){ref-type="fig"}a shows the TEM image of the Cr/GdO~x~/TiN RRAM device. Device size is approximately 0.4 × 0.4 μm^2^. High-resolution TEM (HRTEM) images at the outside and inside of the via-hole regions are shown in Figure [2](#Fig2){ref-type="fig"}b,c, respectively. It is observed that the thickness of the GdO~x~ layer is higher at the outside as compared to the inside regions (23 vs. 17 nm). This occurs owing to the physical vapor deposition method. The thickness of Cr is approximately 70 nm inside the via-hole region. Another layer of TiO~x~ (i.e., TiO~x~N~y~) with a thickness of approximately 3 nm inside the via-hole region is observed, as shown in Figure [2](#Fig2){ref-type="fig"}c. This is due to the fact that Ti is more reactive with O~2~ (-888 kJ/mole at 300 K \[[@CR35]\]), which results in formation of TiO~x~N~y~ layer at the GdO~x~/TiN interface. Figure [2](#Fig2){ref-type="fig"}d represents EDS spectra of the Cr/GdO~x~/TiN RRAM device. The EDS spectra correlates with positions 1, 2, 3, 4, and 5, as shown in Figure [2](#Fig2){ref-type="fig"}c, which confirms the presence of Cr, Gd, Ti, O, and N elements in the respective layers. The kinetic energy values of Cr, Gd, Ti, O, and N at maximum peak positions are found to be 5.42, 8.04, 4.52, 0.26, and 0.28 eV, respectively, which are similar to the reported energy values \[[@CR36]--[@CR38]\]. The weight and atomic percentages of each element in each position of Figure [2](#Fig2){ref-type="fig"}c have been described in Table [1](#Tab1){ref-type="table"}. From positions 2 and 3, it is observed that the GdO~x~ layer is separated into two sub-layers. The values of weight percentage of O in positions 2 and 3 are 13.3% and 11.2% whereas atomic percentages are 53.1% and 51.6%, respectively. Therefore, the oxygen content is slightly lower at position 3 than that at position 2. This represents that the 'oxygen-rich' GdO~x~ layer with a thickness approximately 3 nm is formed at the TE/GdO~x~ interface (i.e., white region at the TE side). It is known that Gibbs free energy of Cr~2~O~3~ and Gd~2~O~3~ are -694.88 \[[@CR32], [@CR33]\] and -1,730 \[[@CR34]\] kJ/mole, respectively. During Cr deposition by a sputtering process, it might be possible that few oxygen ions (O^2-^) from the Gd~2~O~3~ film move towards TE to form Cr~2~O~3~. According to lower Gibbs free energy of Cr~2~O~3~ comparing with Gd~2~O~3~, Cr might not be oxidized and O^2-^ ions accumulate at the TE/GdO~x~ interface having formation of oxygen-rich and oxygen-deficient GdO~x~ layers, respectively, as shown in Figure [2](#Fig2){ref-type="fig"}c. It is observed that the thickness of GdO~x~ layer at the outside via region is approximately 23 nm (Figure [2](#Fig2){ref-type="fig"}b), which is higher than the thickness of GdO~x~ layer at the inside via-hole region (Figure [2](#Fig2){ref-type="fig"}c). Therefore, the crystallinity of the GdO~x~ film at the outside region will be more as well as different crystal orientation could be observed, which results to another layer being observed at the Gd~2~O~3~/SiO~2~ interface. The calculated d spacing is 2.695(d~200~), 2.779(d~101~), or 3.052 Å (d~100~) which confirms the GdO~x~ film being polycrystalline, as shown clearly in Figure [3](#Fig3){ref-type="fig"}. Crystal grains in the GdO~x~ films are also reported previously \[[@CR22]\]. Li et al. \[[@CR28]\] also reported the polycrystalline Gd~2~O~3~ film deposited by sputtering. This suggests that the Gd~2~O~3~ film is polycrystalline in nature, which will have weak bonds on the grain boundary sites and lead to the repeatable resistive switching memory characteristics.Figure 2**TEM and EDS analysis. (a)** TEM image of our Cr/GdO~x~/TiN RRAM device. Device size is 0.4 × 0.4 μm^2^. HRTEM image of Cr/GdO~x~/TiN memory device at **(b)** the outside and **(c)** the inside of the via-hole regions. The thicknesses of the GdO~x~ layer at the outside and inside of via holes are 23 and 17 nm, respectively. **(d)** Energy dispersive X-ray spectra (EDS) show Cr, Gd, Ti, N, and O elements. The positions of all spectra taken from TEM image are shown in **(c)**.

###### 

**Weight and atomic percentages**

  EDX spectra taken in Figure [2](#Fig2){ref-type="fig"}c   Element   Weight (%)   Atomic (%)
  --------------------------------------------------------- --------- ------------ ------------
  1                                                         Cr        96.5         93.7
  2                                                         Gd        80.5         32.7
  O                                                         13.3      53.1         
  3                                                         Gd        84.9         39.8
  O                                                         11.2      51.6         
  4                                                         Ti        38.2         40.2
  O                                                         12.0      37.7         
  5                                                         Ti        70.5         43.6
  N                                                         23.9      50.5         

All elements in the Cr/GdO~x~/TiN RRAM device at different positions, as marked in Figure [2](#Fig2){ref-type="fig"}c, are shown.

![**HRTEM image.** Polycrystalline grains in the GdO~x~ films are shown. It is a large view of Figure [2](#Fig2){ref-type="fig"}b.](11671_2014_2404_Fig3_HTML){#Fig3}

Figure [4](#Fig4){ref-type="fig"} exhibits typical bipolar current-voltage (*I-V*) characteristics of the Cr/GdO~x~/TiN RRAM device with a size of 8 × 8 μm^2^. The thickness of the GdO~x~ film is 17 nm. The sweeping voltage is shown, as indicated by 1 to 5 inside the figure. This RRAM device is operated with a CC of 300 μA. First switching cycle of the memory device shows low formation voltage (*V*~form~) +1.5 V. Initially, memory devices show low leakage current, which is controlled by the size of the device, and defects and thickness of the GdO~x~ film. Figure [5](#Fig5){ref-type="fig"}a represents cumulative probability of the leakage currents of randomly measured more than 50 RRAM devices with sizes ranging from 0.4 × 0.4 to 8 × 8 μm^2^. It is observed that the leakage current increases with increasing device sizes from 2 to 8 μm. A large size device has more defects than that of a smaller device. That is why the 8-sμm devices have the highest leakage current. On the other hand, the leakage currents are the same for the 1- and 0.4-μm devices, which is due to the current measurement limitation by our probe station. The leakage current is increased by decreasing the thickness of the switching layer of 9 nm, as shown in Figure [5](#Fig5){ref-type="fig"}a. Basically, both the smaller device size and the thicker GdO~x~ film of 17 nm have smaller leakage current. As similar to the device size dependent leakage current, the *V*~form~ also decreases with increasing the device sizes. Figure [5](#Fig5){ref-type="fig"}b represents the distribution of the formation voltages of more than 50 RRAM devices. The average values of *V*~form~ are found to be 3.5 and 1.9 V for the 2- and 8-μm devices, respectively. However, the average SET voltage (*V*~SET~) has little changes from 1.27 to 1.12 V for the 2- to 8-μm devices (Figure [5](#Fig5){ref-type="fig"}c). Therefore, the *V*~SET~ is independent of the device sizes from 2 to 8 μm. This indicates that all 50 devices with size of 8 μm can be operated at a low voltage of \<4 V, which would be very useful for practical realization. It is also observed that all 8-μm devices show formation (yield of 100%) whereas the 2-μm devices have only 72% yield. Even after formation, the clear SET is observed only 40% of 2-μm devices. Therefore, some devices do not show RESET. However, the clear SET is observed 78% of the 8-μm devices. The 8-μm device shows a typical *V*~SET~ (1.2 V) from the second cycle, as shown in Figure [4](#Fig4){ref-type="fig"}. After that, the memory device shows good bipolar resistive switching phenomena under small RESET voltage (*V*~RESET~) of -1.2 V. The average *V*~RESET~ value of 50 devices is found to be -1.5 V (Figure [5](#Fig5){ref-type="fig"}c). The value of average *V*~RESET~ is similar or higher than the value of *V*~SET~, which is useful for better read operation of these RRAM devices. Even this RRAM device can read at negative voltage because of the higher *V*~RESET~ values. In Figure [4](#Fig4){ref-type="fig"}, the RESET current (*I*~RESET~) is found to be 320 μA. This suggests that both SET and RESET currents (300 vs. 320 μA) are almost the same which signifies good current clamping between two electrodes and GdO~x~ switching material. Considering 50 RRAM devices with a size of 8 μm (Figure [5](#Fig5){ref-type="fig"}d), the average value of *I*~RESET~ is higher for the first cycle as compared to the second cycle (320 vs. 390 μA), which is owing to a current overshoot effect during the formation or the first cycle of the pristine device at a CC of 300 μA. However, most of the devices show slightly higher *I*~RESET~ for the first cycle. The current conduction is understood by fitting an *I-V* curve in a log-log scale, as shown in Figure [6](#Fig6){ref-type="fig"}. Slope value of current at a low resistance state (LRS) is 1.1 (IαV^1.1^) whereas slope values of current at a high resistance state (HRS) are 1.1 (IαV^1.1^), 1.8 (IαV^1.8^), 2.8 (IαV^2.8^), and 3.6 (IαV^3.6^) at low to high voltage regions, respectively. The slope values of HRS are reported 1, 2, 4, and 6 by Shang et al. \[[@CR39]\], 1.1, 1.3, and 8.5 by Rubi et al. \[[@CR40]\], and 1.2, 2.2, and 3.9 by us \[[@CR41]\]. This represents that the current transport of LRS is dominating by Ohmic whereas HRS follows by trap controlled space charge limited current conduction (TC-SCLC) of our RRAM device. The resistive switching mechanism is based on the formation and rupture of oxygen vacancy conducting filament in the GdO~x~ material depending upon electrical stimulus. When positive bias is applied on the TE, the weak Gd-O bonds on the grain boundaries break and oxygen ions (O^2-^) migrate towards the TE and leaving behind oxygen vacancy as well as conducting path formed through polycrystalline grain boundary. Then, the memory device triggers from HRS to LRS. Considering the Gibbs free energy of Cr~2~O~3~ and Gd~2~O~3~, the Cr TE is not oxidized and a part of GdO~x~ is shown to be oxygen-rich (Figure [2](#Fig2){ref-type="fig"}). Basically, the oxygen vacancy filament is formed in between the O-rich GdO~x~ and TiO~x~N~y~ layers. The oxygen vacancy filaments in different switching materials are also reported by other groups \[[@CR1], [@CR5], [@CR7]\]. Both O-rich GdO~x~ and TiO~x~N~y~ interfacial layers will behave as a series of the conducting filaments, and a current overshoot effect is not observed (Figure [5](#Fig5){ref-type="fig"}d). When a negative voltage is applied on the TE, O^2-^ ions are driven out from TE/GdO~x~ interface and re-oxidize the conductive path and memory device switch back from LRS to HRS. Therefore, the O^2-^ ions migrate through crystal grain boundaries and will control the SET/RESET of both the resistance states.Figure 4**Current-voltage characteristics of the RRAM devices.** Bipolar *I-V* characteristics of our memory device with a size of 8 × 8 μm^2^ and a GdO~x~ film thickness of 17 nm. The memory device operates under a small operating voltage of ±2 V, and a CC of 300 μA is used.Figure 5**Cumulative probability of leakage current, formation voltage, SET/RESET voltage, and RESET currents. (a)** Leakage current distributions with different device sizes ranging from 0.4 × 0.4 to 8 × 8 μm^2^. The thicknesses of GdO~x~ film are 17 and 9 nm. **(b)** Forming voltage, **(c)** SET/RESET voltage, and **(d)** RESET currents with different device sizes and a thickness of GdO~x~ film of 17 nm. Fifty devices were measured randomly for each size. It is found that the 8-μm RRAM device shows best uniformity as compared to other sizes.Figure 6***I-V*** **fitting and carrier transport mechanism.** *I-V* curve fitted in log-log scale. It is found that the HRS is TC-SCLC and LRS is ohmic conduction.

It is observed that the 0.4-μm devices with thicker a GdO~x~ film of 17 nm do not show formation as well as resistive switching phenomena owing to thicker switching layer and smaller active area. By reducing thickness of the GdO~x~ film up to 9 nm, the clear formation and SET operation could be observed even at a smallest size of 0.4 μm in our process. Figure [7](#Fig7){ref-type="fig"}a illustrates typical bipolar *I-V* characteristics for a device size of 0.4 × 0.4 μm^2^. The device performs consecutive 100 dc cycles with less distribution of LRS and HRS under a CC of 300 μA. The values of *V*~form~, *V*~SET~, and *V*~RESET~ are found to be 2 V, 0.7 V, and -0.7 V, respectively. The values of *I*~RESET~ are found to be 1.8 mA and 375 μA for the first and second cycles, respectively. After measuring 100 RRAM devices, the values of *V*~form~, *V*~SET~, *V*~RESET~, and *I*~RESET~ (first/second cycle) at 50% probability are found to be 1.7 V, 0.9 V, and -0.7 V, and 1.07 mA/391 μA for the 8-μm devices, and those values are found to be 2.5 V, 0.7 V, and -0.8 V, and 1.35 mA/370 μA for the 0.4-μm devices, respectively (not shown here). Therefore, the 8-μm devices have lower formation voltage and smaller RESET current at the first cycle as compared to the 0.4-μm devices, which suggests that larger size devices have a better performance even with the thinner GdO~x~ film of 9 nm. To check the uniformity of the resistance states, we have measured randomly \>50 devices and studied statistical distribution of HRS and LRS of device-to-device with device sizes of 0.4 and 8 μm, as shown in Figure [7](#Fig7){ref-type="fig"}b. The thickness of the GdO~x~ film is 17 nm for the 8-μm devices and 9 nm for the 0.4-μm devices. Except for few devices which have a small resistance ratio (HRS/LRS) of \<2, it is found that the 8-μm device shows better device-to-device uniformity with a high yield \>78% as compared to the 0.4-μm devices with a yield \>72%. The 8-μm device with a 9-nm-thick GdO~x~ film has also a high yield \>88% (not shown here). Further, the 0.4-μm devices show SET failure (Figure [7](#Fig7){ref-type="fig"}b), which is reported similar in literature \[[@CR42]\]. The values of HRS and LRS for the 8-μm devices at 50% probability are 471.6 and 6.6 kΩ, whereas those values are 126.58 and 4.52 kΩ for the 0.4-μm devices, respectively. The value of LRS is lower for the 0.4-μm devices than those of the 8-μm devices, which is due to higher *I*~RESET~. Therefore, it is observed that the 8-μm device exhibits better uniformity and resistance ratio as compared to the 0.4-μm device. This suggests that recombination rate of oxygen ion (O^2-^) with oxygen vacancy filament is less due to a smaller TE/GdO~x~ interface area for the 0.4-μm devices. So dissolution of oxygen vacancy filament is less for the 0.4-μm devices resulting in higher RESET current, lower resistance ratio, and poor device-to-device uniformity. In the case of the 8-μm devices, recombination rate of oxygen ion (O^2-^) with oxygen vacancy filament is higher due to a larger TE/GdO~x~ interface area, which results in lower RESET current, higher resistance ratio, and better device-to-device uniformity. Chen et al. \[[@CR43]\] reported the oxygen recombination rate dependence improved resistive switching characteristics using HfO~x~-based RRAMs. The larger interface area has better switching characteristics because of a higher oxygen recombination rate. This implies that the TE/GdO~x~ interface area in the Cr/GdO~x~/TiN structures plays an important role to have superior switching phenomena. Further study is also needed to unravel the effect of switching performance on different thicknesses of the GdO~x~ layer.Figure 7**Repeatable** ***I-V*** **characteristics and cumulative probability of HRS and LRS. (a)** Hundred *I-V* characteristics of the 0.4-μm devices. **(b)** Statistical distributions of HRS and LRS for the 8- and 0.4-μm devices are plotted. Fifty devices were measured randomly. The thicknesses of the GdO~x~ film were 17 and 9 nm for the 8- and 0.4-μm devices, respectively. By considering resistance ratio of \>2, successful devices are found to be 78% and 72% for the 8- and 0.4-μm devices, respectively.

Figure [8](#Fig8){ref-type="fig"}a represents *I-V* characteristics of successive 90 cycles with good uniformity for the 8-μm devices with a GdO~x~ film of 17 nm. This is also confirmed by current distribution of HRS and LRS at a read voltage (*V*~read~) of +0.2 V, as shown in Figure [8](#Fig8){ref-type="fig"}b. The memory devices show an excellent cycle-to-cycle uniformity. The average value (μ) of current in HRS and LRS at a *V*~read~ of +0.2 V are 290 nA and 32.6 μA respectively and standard deviations (σ) are 0.19 and 9.84, respectively. The memory device performs P/E endurance of \>100 cycles with a resistance ratio of \>5, as shown in Figure [8](#Fig8){ref-type="fig"}c. The P/E voltage was +2.5/-2 V and pulse width was 500 μs. The programming and erasing currents were 300 and 500 μA, respectively. Figure [9](#Fig9){ref-type="fig"} shows read endurance and data retention characteristics of the 8-μm devices with a GdO~x~ film of 17 nm. Figure [9](#Fig9){ref-type="fig"}a represents long read endurance characteristics of \>10^5^ cycles. Stress pulse width was 500 μs. The read pulse width was 10 ms. Both resistance states were read out at +0.2 V. After 10^5^ cycles, good resistance ratio is found to be \>100. Figure [9](#Fig9){ref-type="fig"}b exhibits good data retention for more than 3 × 10^4^ s with a resistance ratio of \>70. Before a data retention test, the device with a size of 8 μm was programmed or erased at a CC of 300 μA. This new RRAM device is very useful for future nanoscale non-volatile memory applications.Figure 8**Switching cycle-to-cycle uniformity. (a)** Repeatable 90 *I-V* switching cycles are shown for a GdO~x~ film thickness of 17 nm. The *V* ~SET~ is varied from 1 to 1.5 V and *V* ~RESET~ is about -1.5 V. **(b)** Hundred cycle-to-cycle statistical distribution of currents at HRS and LRS. **(c)** The P/E endurance of \>100 cycles is obtained.Figure 9**Read endurance and data retention characteristics. (a)** Long read pulse endurance of \>10^5^ cycles and **(b)** long data retention of \>3 × 10^4^ s of the 8-μm devices are obtained. The thickness of GdO~x~ film is 17 nm.

Conclusions {#Sec4}
===========

RRAM characteristics by measuring more 50 randomly picked devices in a new Cr/GdO~x~/TiN structure have been investigated. HRTEM images confirm that a GdO~x~ material exists as polycrystalline and thickness of GdO~x~ layer is 17 nm. The GdO~x~ film is also confirmed by EDS and XPS analyses. Large size of the 8-μm devices show better resistive switching characteristics as compared to those small size of the 0.4-μm devices at a CC of 300 μA under low operating voltage of ±4 V, which is due to higher oxygen recombination rate of oxygen with remaining conducting filament in the GdO~x~ film as well as larger TE/GdO~x~ interfacial area. Switching mechanism is based on formation and rupture of the oxygen vacancy conducting filaments through the GdO~x~ grain boundaries. The 8-μm devices show repeatable switching cycles, good device-to-device uniformity, and long read pulse endurance of \>10^5^ cycles. Memory device also performs excellent data retention of more than 3 × 10^4^ s with a high resistance ratio of \>70. Therefore, the Cr/GdO~x~/TiN RRAM device shows a great potential for future nanoscale non-volatile memory application.
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